Multimedia algorithms deal with enormous amounts of data transfers and storage, resulting in huge bandwidth requirements at the off-chip memory and system bus level. As a result the related energy consumption becomes critical. Even for execution time the bottleneck can shift from the CPU to the external bus load. This paper demonstrates a systematic software approach to reduce this system bus load. It consists of source-to-source code transformations, that have to be applied before the conventional ILP compilation. To illustrate this we use a cavity detection algorithm for medical imaging, that is mapped on a Pentium¤ II processor.
INTRODUCTION
Multimedia systems such as medical image processing and video compression algorithms, typically use a very large amount of data storage and transfers. This causes huge bandwidth requirements at the off-chip memory and system bus level. The required memories and bus transfers will consume a lot of power [8, 14] , which is especially a problem in embedded systems . It has been shown that a dominant part of the power in embedded multimedia systems is consumed by data storage and transfers (as opposed to the computations which consume much less) [23] , and even on the CPU chip itself it is a major contribution [10, 20] .
Additionally, in many cases the performance bottleneck for this kind of applications lies not in the CPU, but in the board containing the external system bus and the off-chip memories. Even when the bottleneck is still with the CPU computations for a single application, the huge bandwidth requirements will cause performance problems when this application has to share the system bus with other applications or background processes running on the same board (containing one or more processors).
In this paper, we demonstrate our DTSE (Data Transfer and Storage Exploration) methodology, which is a software approach to alleviate the system bus load problem. In this approach, several source-to-source code transformations to optimize the global memory accesses of an application are applied in a systematic way.
In the past we have developed such a methodology for customizable hardware systems [4] , where the memory hierarchy can be designed for a specific application. In this paper we apply the relevant steps of this methodology (with adaptations) to a programmable system with a fixed memory hierarchy, to show that it reduces the system bus load on programmable systems too.
Because most of the basic methodology steps are explained in [4] (for customizable systems), we will not focus in detail on the steps themselves. Instead we demonstrate the methodology by applying it on a representative application (a cavity detector for medical imaging), with a programmable processor (a 450 MHz Pentium II with 512K L2-cache) as target architecture. In section 2, we will give a short overview of our methodology. In section 3, it is applied to the cavity detection application. Section 4 gives some other experimental results, and section 5 discusses the current status of our work. Conclusions are drawn in section 6.
OVERVIEW OF THE METHODOLOGY
In [4] , we have thoroughly described our DTSE methodology for data transfer and storage exploration, for customizable systems. A number of data storage and transfer optimization steps are included in this methodology:
1. Memory oriented data-flow analysis and pruning of the initial system specification.
2. Global data-flow and loop transformations of the system's description for reduction of the required background memories and accesses but also to enable further optimization steps.
3. Data reuse transformations to exploit a distributed memory hierarchy more effectively in the algorithm. In this step, additional data copies are introduced in a judicious way.
4. Storage cycle budget distribution to determine the bandwidth requirements and the balancing of the available cycle budget over the different memory accesses in the algorithmic specification.
5. Memory allocation and signal to memory/port assignment, to determine the necessary number of memory units and their type (if freedom is left, e.g. in the off-chip memory organization). The goal of this step is to produce a netlist of memory units from a memory library as well as an assignment of signals to the available memory units.
6. In-place mapping. Here the aim is to increase the cache hit rate and reduce the memory size by storing signals with non-overlapping lifetimes in the same physical memory location. Conventionally memory reuse is only applied for variables with different scopes. We apply aggressive in-place transformations also when arrays have partly overlapping lifetimes.
7. Main memory data layout organization. Here we rearrange the data in memory to reduce cache conflict misses as much as possible.
Because steps 4 and 5 are not relevant when the target architecture is a programmable processor with a fixed memory hierarchy, they will not be applied in this paper.
APPLICATION TO A REPRESENTATIVE APPLICATION

The Initial Cavity Detection Algorithm
The cavity detection algorithm extracts edges from medical images, such that they can more easily be interpreted by physicians [2] . The initial algorithm consists of a number of functions, each of which has an image frame as input and one as output (figure 1): We have made two types of measurements to compare the data transfer and storage requirements of different versions of the algorithm. First of all, to obtain precise feedback on the number of data accesses, we have developed an access counting tool (ATOMIUM), which counts all accesses for each array in an algorithm, and this in each function (or even on a finer granularity). This allows to locate the bottlenecks in terms of data storage and transfers. In figure 4 , we have summarized these results. Note that the distinction between main memory and local memory in this figure is made manually, by assigning each array to a level of the memory hierarchy. On a customizable system, this can also be done physically, but on a cache-based programmable system, these results do not directly indicate the real data transfers. To obtain these, we have used the Pentium II event counters to count the number of L1 cache misses and the number of system bus memory transfers, as shown in figure 5 .
For the initial algorithm, we can see in these figures that the system bus bandwidth requirements are very high. The main reason is that each of the functions reads an image from off-chip memory, and writes the result back to this memory. After applying our DTSE methodology, these off-chip memories and transfers will be heavily reduced, resulting in much less off-chip data storage and transfers. Note that all these steps are performed in an application-independent systematic way.
Global Data-Flow And Loop Transformations
During this step, the code is transformed to expose maximal locality and potential data reuse. This is done by applying data-flow and loop transformations. Because loop transformations are relatively well known for increasing locality and introducing parallelism [1, 9, 12 , 22], we will not go into much detail, such that we can concentrate more on the other steps of our methodology. Note however that we we apply these transformations on a more global scale than conventionally done, to optimize the global data transfers which are most crucial for the system bus load [6] .
First some redundant initializations are removed by a data-flow transformation. Then another data-flow transformation is applied to remove the computation of the maximum of the whole image (in the function Reverse()). Although this computation is negligible in terms of CPU time, it is very important in terms of data transfer and storage, because the whole image has to read from memory, and stored again, before the next function (DetectRoots()) can proceed. In this case however, this maximum computation can be eliminated by a global data-flow transformation.
Next, a loop folding and merging transformation is applied to the -loops in the algorithm. As a result, the functions will not work on whole image at once anymore, but on a line-per-line pipelining base. This is shown in figure 2 . Finally, a similar loop folding and merging transformation is applied to the ¡ -loops too. The result is that the algorithm will now work on a fine-grain (pixel per pixel) pipelining base. This is shown in figure 3 . After these transformations, the code for the heart of the loop nest (without pre-and post-ambles) looks as follows: Figure 4 shows that the main memory transfers have been reduced with a factor of 2 due to the data flow transformations. No further reduction in array accesses has been achieved, since the loop transformations do not change this; they only increase the locality. As a result of that however, the cache misses and system bus load are significantly reduced, as shown in figure 5.
Adding Hierarchical Data Reuse Copies
While the loop transformations increase the locality of the code, we have found that in many cases this locality is not optimally exploited by the cache hierarchy. To make the data reuse more explicit, we introduce additional variables (usually small arrays) into the code in a judicious way. In these variables, copies of parts of other variables (usually large arrays) are stored. The explicit addition of these variables is necessary to enforce the data reuse decisions on the lower level stages of compilation. It is an alternative for relying on the HW cache controller which cannot make any global trade-offs at run-time.
Many alternatives for these hierarchical copies are available. We have a systematic search strategy and a model which represents all promising alternatives [24] . That allows us to identify the best solution. For the cavity detection example, two levels of data reuse can be identified from the above figures which illustrate the loop transformations: line buffers and pixel buffers. The code for the heart of the loop nest is now:
) { uchar gauss_x_lines [3] [N], gauss_xy_lines [3] [N], comp_edge_lines [3] [N];
for ( 
Pixel buffers
In figure 3 , we can see that a second level of data reuse can be identified, i.e. the pixels in the neighborhood of the pixel being processed:
For the horizontal gauss-blurring, a buffer of three pixels in pixels[] can be implemented, storing the last used values of the incoming image.
For the vertical gauss-blurring, no such buffer is possible. However, the output of this step is stored into a three by three pixels buffer: gauss xy
pixels[][].
This buffer is used in ComputeEdges(), and the result of that step is again stored in a three by three buffer, i.
e. comp edge pixels[][].
Finally, DetectRoots() is performed on this buffer, and the result stored in the output image.
The code is now (again without initializations and pre-and post-ambles):
uchar gauss_x_lines [3] [N], gauss_xy_lines [3] [N], comp_edge_lines [3] [N]; uchar in_pixels [3] , gauss_xy_pixels [3] 
Results
The results are given in figure 4 again. This shows that the line buffers have a huge impact on the main memory size and transfers, while the pixel buffers reduce mainly the local memory transfers. In figure 5 , we can see that also the cache misses and system bus load are reduced by these steps. Note that the pixel buffers can actually be stored in registers; but they have to be implemented as scalar variables instead of arrays to allow the compiler to do this. However, this is only done at the end of our DTSE script (see section 3.6), so the influence on cache misses and bus transactions is only visible at the end of figure 5.
Aggressive In-Place Mapping
The aim of this step is to reduce the memory size by storing signals with different lifetimes in the same physical memory location. Conventionally memory reuse is only applied for variables with different scopes. We apply aggressive in-place transformations also when arrays have partly overlapping lifetimes [7, 19, 21] . The goal is to make the data fit better in the caches, such that capacity misses can be reduced.
1. Each set of 3 line buffers (e.g.
) and a few scalars (as illustrated in figure 3 ), because the array variables in the first and the last one have largely different life-times. The extra scalars are the few pixels in the current neighborhood computations, but these are in the pixel buffers anyway.
2. The input and output image buffer can be combined. Again these buffers as such do not have non-overlapping life-times, but most of the pixels in them do. The pixels for which this is not the case, are in the line buffers anyway.
The results of this step are given in figure 4 and 5 again.
Main Memory Data Layout Optimization
In the next step of our DTSE script, the layout of the data in main memory has to be chosen to reduce the cache conflict misses. In this step, the techniques from e.g. [3, 5, 11, 15, 17] can be applied, but we also go further as described in [13] . There the reduction of the conflict misses is accomplished by storing arrays in memory in an interleaved way, based on cache parameters such as line size, associativity and cache size. Arrays with potential conflict misses are assigned to memory regions that will be mapped to different lines of the cache. Note that not only the starting address or the internal layout of an array is changed: the arrays are really cut in pieces and interleaved with each other. However, this technique is especially suited for embedded systems with small caches. After the previous optimizations of the cavity detection algorithm, the number of conflict misses is already minimal on the 512K 4-way L2-cache of the Pentium II. Therefore, we have not included this step in the cumulative results of figure 5. However, when applied on the initial version, the data layout step reduces both L1 misses and system bus transactions with about 20%. 
Address And Loop Flow Related Optimizations (ADOPT)
Up to now, we have not given performance results for the above versions, because some DTSE stages make the array index expressions much more complex, and these have to be optimized again (e.g. by replacing modulo operations with counters). Also some conditions and more complex loop bounds were added, and these can be removed from the heart of the loop nest by a loop splitting operation. These optimizations are not really part of the DTSE methodology, but should be performed additionally to increase the performance. We have a systematic methodology for these optimizations too: ADOPT (ADdress OPTimizations) [16] . Note that, as part of these address optimizations, also the pixel buffers introduced in section 3.3 are replaced by individual scalars (instead of arrays), such that the compiler can map them on registers. Table 1 gives the performance results for the Pentium II target processor. The table shows that the complex addressing introduced by DTSE reduces the performance at first, but after removing this addressing overhead again, a clear performance gain w.r.t. the initial version is obtained.
Performance results
OTHER EXPERIMENTAL RESULTS
The cavity detection is a very regular application, which lends itself very well to the DTSE optimizations. That is why we have used it in this paper to illustrate the methodology. In table 2, we give some results for two other applications: a Voice Coder, and a video compression algorithm based on motion estimation (QSDPCM) [18] . The table shows that we obtain good results for these applications too.
CURRENT STATUS
It is not our goal to automate the DTSE methodology as a whole (this is not what designers want either). Rather, we want to develop a systematic methodology, with tools that automate some substeps, or help to select the best alternative. Currently we have prototype tools which apply the in-place mapping and data layout steps. For the data reuse step, we have a tool to represent all alternatives as a tree. Such a tree can be constructed for each alternative which results from the data-flow and loop transformation step. This makes it convenient for a designer to select the best alternative. Throughout the design process, our ATOMIUM access counting tool can be used to identify the (remaining) bottlenecks.
CONCLUSION
In embedded multimedia systems, the energy consumption and performance bottleneck are mostly in the system bus load and off-chip memory accesses (instead of the CPU) nowadays. In this paper, we have demonstrated a systematic code rewriting methodology, partly supported by tools, to optimally exploit the memory hierarchy and reduce the system bus load for these applications. The approach is valid for both programmable and custom hardware realizations. Here, we have illustrated the methodology on a cavity detection application for medical imaging, with a programmable processor (Pentium II) as target architecture. The result is a large saving in the system bus load. The CPU performance improvement is also very significant, but it is smaller than the system bus load reduction.
